8,192-word × 8-bit High Speed CMOS Static RAM

# **HITACHI**

ADE-203-454 (Z) Rev. 0.0 Sep. 5, 1995

#### **Description**

The Hitachi HM6264B is 64k-bit static RAM organized 8-kword  $\times$  8-bit. It realizes higher performance and low power consumption by 1.5  $\mu$ m CMOS process technology. The device, packaged in 450 mil SOP (foot print pitch width), 600 mil plastic DIP, 300 mil plastic DIP, is available for high density mounting.

#### **Features**

· High speed

Fast access time: 85/100 ns (max)

· Low power

Standby:  $10 \mu W (typ)$ 

Operation: 15 mW (typ) (f = 1 MHz)

• Single 5 V supply

· Completely static memory

No clock or timing strobe required

- Equal access and cycle times
- Common data input and output

Three state output


 Directly TTL compatible All inputs and outputs

• Battery backup operation capability

#### **Ordering Information**

Type No.	Access time	Package
HM6264BLP-8L HM6264BLP-10L	85 ns 100 ns	600-mil, 28-pin plastic DIP (DP-28)
HM6264BLSP-8L HM6264BLSP-10L	85 ns 100 ns	300-mil, 28-pin plastic DIP(DP-28N)
HM6264BLFP-8LT HM6264BLFP-10LT	85 ns 100 ns	450-mil, 28-pin plastic SOP(FP-28DA)


#### **Pin Arrangement**



# **Pin Description**

Pin name	Function
A0 to A12	Address input
I/O1 to I/O8	Data input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
ŌĒ	Output enable
NC	No connection
V <sub>cc</sub>	Power supply
V <sub>SS</sub>	Ground

# **Block Diagram**



#### **Function Table**

WE	CS1	CS2	OE	Mode	V <sub>cc</sub> current	I/O pin	Ref. cycle
×	Н	×	×	Not selected (power down)	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	_
×	×	L	×	Not selected (power down)	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	
Н	L	Н	Н	Output disable	I <sub>cc</sub>	High-Z	
Н	L	Н	L	Read	I <sub>cc</sub>	Dout	Read cycle (1)–(3)
L	L	Н	Н	Write	I <sub>cc</sub>	Din	Write cycle (1)
L	L	Н	L	Write	I <sub>cc</sub>	Din	Write cycle (2)

Note: x: H or L

# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Power supply voltage <sup>*1</sup>	V <sub>cc</sub>	−0.5 to +7.0	V
Terminal voltage <sup>*1</sup>	V <sub>T</sub>	$-0.5^{*2}$ to $V_{CC} + 0.3^{*3}$	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	Topr	0 to + 70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	−10 to +85	°C

Notes: 1. Relative to V<sub>ss</sub>

2.  $V_T$  min: -3.0 V for pulse half-width  $\leq 50$  ns

3. Maximum voltage is 7.0 V

### **Recommended DC Operating Conditions** (Ta = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>cc</sub>	4.5	5.0	5.5	V
	V <sub>ss</sub>	0	0	0	V
Input high voltage	V <sub>IH</sub>	2.2		V <sub>cc</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	$-0.3^{*1}$	_	0.8	V

Note: 1.  $V_{IL}$  min: -3.0 V for pulse half-width  $\leq$  50 ns

# DC Characteristics (Ta = 0 to +70°C, $V_{CC}$ = 5 V ±10%, $V_{SS}$ = 0 V)

Parameter	Symbol	Min	Typ <sup>⁺¹</sup>	Max	Unit	Test conditions
Input leakage current	I <sub>LI</sub>	_	_	2	μΑ	$Vin = V_{SS}$ to $V_{CC}$
Output leakage current	I <sub>LO</sub>	_		2	μΑ	$\overline{\frac{\text{CS1}}{\text{WE}}} = \text{V}_{\text{IH}} \text{ or } \text{CS2} = \text{V}_{\text{IL}} \text{ or } \overline{\text{OE}} = \text{V}_{\text{IH}} \text{ or } $ $\overline{\text{WE}} = \text{V}_{\text{IL}}, \text{V}_{\text{I/O}} = \text{V}_{\text{SS}} \text{ to V}_{\text{CC}}$
Operating power supply current	I <sub>CCDC</sub>	_	7	15	mA	$\overline{\text{CS1}} = \text{V}_{\text{IL}}, \text{ CS2} = \text{V}_{\text{IH}}, \text{ I}_{\text{I/O}} = 0 \text{ mA}$ others = $\text{V}_{\text{IH}}/\text{V}_{\text{IL}}$
Average operating power supply current	I <sub>CC1</sub>	_	30	45	mA	$\label{eq:min_cycle} \frac{\text{Min cycle, duty} = 100\%,}{\text{CS1}} = V_{\text{IL}}, \text{CS2} = V_{\text{IH}}, \text{I}_{\text{I/O}} = 0 \text{ mA} \\ \text{others} = V_{\text{IH}}/V_{\text{IL}}$
	I <sub>CC2</sub>	_	3	5	mA	$\label{eq:cycle time} \begin{split} & \frac{\text{Cycle time}}{\text{CS1}} \leq 0.2 \ \text{V, CS2} \geq \text{V}_{\text{CC}} - 0.2 \ \text{V,} \\ & \text{V}_{\text{IH}} \geq \text{V}_{\text{CC}} - 0.2 \ \text{V,} \\ & \text{V}_{\text{IL}} \leq 0.2 \ \text{V} \end{split}$
Standby power supply current	I <sub>SB</sub>		1	3	mA	$\overline{\text{CS1}} = \text{V}_{\text{IH}}, \text{CS2} = \text{V}_{\text{IL}}$
	I <sub>SB1</sub>		2	50	μА	$\overline{\text{CS1}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}, \text{ CS2} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or} $ 0 \text{V} \le \text{CS2} \le 0.2 \text{V}, 0 \text{V} \le \text{Vin}
Output low voltage	V <sub>oL</sub>	_	_	0.4	V	I <sub>OL</sub> = 2.1 mA
Output high voltage	V <sub>OH</sub>	2.4		_	V	I <sub>OH</sub> = -1.0 mA

Notes: 1. Typical values are at  $V_{CC} = 5.0 \text{ V}$ ,  $Ta = +25^{\circ}\text{C}$  and not guaranteed.

### **Capacitance** (Ta = 25°C, f = 1.0 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance <sup>1</sup>	Cin	_	_	5	pF	Vin = 0 V
Input/output capacitance <sup>1</sup>	C <sub>I/O</sub>		_	7	pF	$V_{I/O} = 0 V$

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C,  $V_{CC}$  = 5 V ± 10%, unless otherwise noted.)

#### **Test Conditions**

• Input pulse levels: 0.8 V to 2.4 V

• Input and output timing reference level: 1.5 V

• Input rise and fall time: 10 ns

• Output load: 1 TTL Gate + C<sub>L</sub> (100 pF) (Including scope & jig)


#### **Read Cycle**

			HM62	64B-8L	HM62	64B-10L		
Parameter		Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time		t <sub>RC</sub>	85	_	100	_	ns	
Address access time		t <sub>AA</sub>	_	85	_	100	ns	
Chip select access time	CS1	t <sub>co1</sub>	_	85	_	100	ns	
	CS2	t <sub>CO2</sub>	_	85	_	100	ns	
Output enable to output valid		t <sub>oe</sub>	_	45		50	ns	
Chip selection to output in low-Z	CS1	t <sub>LZ1</sub>	10	_	10	_	ns	2
	CS2	t <sub>LZ2</sub>	10	_	10	_	ns	2
Output enable to output in low-Z		t <sub>OLZ</sub>	5		5	_	ns	2
Chip deselection in to output in high-Z	CS1	t <sub>HZ1</sub>	0	30	0	35	ns	1, 2
	CS2	t <sub>HZ2</sub>	0	30	0	35	ns	1, 2
Output disable to output in high-Z		t <sub>OHZ</sub>	0	30	0	35	ns	1, 2
Output hold from address change		t <sub>oh</sub>	10	_	10	_	ns	


Notes: 1.  $t_{HZ}$  is defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

2. At any given temperature and voltage condition,  $t_{\rm HZ}$  maximum is less than  $t_{\rm LZ}$  minimum both for a given device and from device to device.


# Read Timing Waveform (1) $(\overline{WE} = V_{IH})$



# Read Timing Waveform (2) $(\overline{WE}=V_{IH},\,\overline{OE}=V_{IL})$



Read Timing Waveform (3)  $(\overline{WE} = V_{IH}, \overline{OE} = V_{IL})^{*1}$ 



Note: 1. Address must be valid prior to or simultaneously with  $\overline{\text{CS1}}$  going low or CS2 going high.


#### Write Cycle

		HM62	64B-8L	HM62	64B-10L		
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t <sub>wc</sub>	85	_	100	_	ns	
Chip selection to end of write	t <sub>cw</sub>	75		80		ns	2
Address setup time	t <sub>AS</sub>	0	_	0		ns	3
Address valid to end of write	t <sub>AW</sub>	75	_	80		ns	
Write pulse width	t <sub>WP</sub>	55	<del></del>	60		ns	1, 6
Write recovery time	t <sub>wr</sub>	0	_	0		ns	4
WE to output in high-Z	t <sub>whz</sub>	0	30	0	35	ns	5
Data to write time overlap	t <sub>DW</sub>	40	<u> </u>	40		ns	
Data hold from write time	t <sub>DH</sub>	0		0		ns	
Output active from end of write	t <sub>ow</sub>	5	_	5		ns	
Output disable to output in high-Z	t <sub>OHZ</sub>	0	30	0	35	ns	5


- Notes: 1. A write occurs during the overlap of a low  $\overline{CS1}$ , and high CS2, and a high  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS1}$  going low,CS2 going high and  $\overline{WE}$  going low. A write ends at the earliest transition among  $\overline{CS1}$  going high CS2 going low and  $\overline{WE}$  going high. Time  $t_{WP}$  is measured from the beginning of write to the end of write.
  - 2.  $t_{cw}$  is measured from the later of  $\overline{CS1}$  going low or CS2 going high to the end of write.
  - 3.  $\,t_{\scriptscriptstyle AS}$  is measured from the address valid to the beginning of write.
  - 4.  $t_{WR}$  is measured from the earliest of  $\overline{CS1}$  or  $\overline{WE}$  going high or CS2 going low to the end of write cycle.
  - 5. During this period, I/O pins are in the output state, therefore the input signals of the opposite phase to the outputs must not be applied.
  - 6. In the write cycle with  $\overline{\text{OE}}$  low fixed,  $t_{\text{WP}}$  must satisfy the following equation to avoid a problem of data bus contention

$$t_{WP} \ge t_{WHZ} \text{ max + } t_{DW} \text{ min.}$$

#### Write Timing Waveform (1) (OE Clock)



Write Timing Waveform (2) ( $\overline{OE}$  Low Fixed) ( $\overline{OE} = V_{IL}$ )



Notes: 1. If CS1 goes low simultaneously with WE going low or after WE goes low, the outputs remain in high impedance state.

- 2. Dout is the same phase of the written data in this write cycle.
- 3. Dout is the read data of the next address.
- 4. If  $\overline{\text{CS1}}$  is low and CS2 is high during this period, I/O pins are in the output state. Input signals of opposite phase to the outputs must not be applied to I/O pins.


# **Low V**<sub>CC</sub> **Data Retention Characteristics** (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ <sup>⁺1</sup>	Max	Unit	Test conditions <sup>·⁴</sup>
V <sub>cc</sub> for data retention	$V_{DR}$	2.0	_	_	V	
Data retention current	I <sub>CCDR</sub>		1*1	25*²	μА	$\begin{array}{c} V_{\text{CC}} = 3.0 \text{ V}, \ 0 \text{ V} \leq \text{Vin} \leq \text{V}_{\text{CC}} \\ \hline \hline \text{CS1} \geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \ \text{CS2} \geq \text{V}_{\text{CC}} - 0.2 \text{ V} \\ \text{or } 0 \text{ V} \leq \text{CS2} \leq 0.2 \text{ V} \end{array}$
Chip deselect to data retention time	t <sub>CDR</sub>	0	_	_	ns	See retention waveform
Operation recovery time	t <sub>R</sub>	t <sub>RC</sub> *3			ns	


Notes: 1. Reference data at Ta = 25°C.

- 2.  $10 \mu A \text{ max at Ta} = 0 \text{ to} + 40^{\circ} \text{C}.$
- 3.  $t_{RC}$  = read cycle time.
- CS2 controls address buffer, WE buffer, CS1 buffer, OE buffer, and Din buffer. If CS2 controls data retention mode, Vin levels (address, WE, OE, CS1, I/O) can be in the high impedance state. If CS1 controls data retention mode, CS2 must be CS2 ≥ V<sub>cc</sub> 0.2 V or 0 V ≤ CS2 ≤ 0.2 V. The other input levels (address, WE, OE, I/O) can be in the high impedance state.

#### Low $V_{CC}$ Data Retention Timing Waveform (1) ( $\overline{CS1}$ Controlled)




### $Low~V_{CC}~Data~Retention~Timing~Waveform~(2)~(CS2~Controlled)\\$



### **Package Dimensions**


#### HM6264BLP Series (DP-28)

Unit: mm



#### HM6264BLSP Series (DP-28N)

Unit: mm



#### HM6264BLTM Series (FP-28DA)

Unit: mm

